

NC STATE UNIVERSITY

Silent Shredder: Zero-Cost Shredding For Secure Non-Volatile Main Memory Controllers

Amro Awad (NC State University) Pratyusa Manadhata (Hewlett Packard Labs) Yan Solihin (NC State University) Stuart Haber (Hewlett Packard Labs) William Horne (Hewlett Packard Labs)

ASPLOS 2016 2-6th April

Outline

+ Background

- + Related Work
- + Goal

+ Design

+ Evaluation

+ Summary

Outline

+ Background

- + Related Work
- + Goal

+ Design

+ Evaluation

+ Summary


Emerging NVMs

+ Emerging NVMs are promising replacements for DRAM.

- + Fast (comparable to DRAM).
- + Dense.
- + Non-Volatile: persistent memory, no refresh power.

+ Examples:

- + Phase-Change Memory (PCM).
- + Memristor.



Source: http://www.techweekeurope.co.uk/

Emerging NVMs

+ NVMs have their drawbacks:

- + Limited endurance (e.g., PCM has ~10⁸ writes per cell).
- + Slow writes (e.g., PCM has ~150ns write latency).
- + Data Remanence attacks are easier!

- + Requirements for using NVMs:
 - + Encrypt Data. 🞑
 - + Reduce number of writes, e.g., DCW

Encryption reduces efficiency of DCW and Flip-N-Write

Data Shredding


Data Shredding: The operation of zeroing out memory to avoid data leak.

It prevents data leak between processes or virtual machines.

• Expensive:

- Up to 40% of page fault time could be spent in zeroing pages.
- For tested graph analytics apps, about 41.9% of memory writes could result from shredding.

Example of Data Shredding



7


How to implement shredding?

| Technique | No cache pollution | Low- processor time | No Bus Traffic | No Memory Writes | Persistent |
|--|-----------------------|-------------------------------|----------------|---------------------|------------|
| Regular stores | X | Y | directly) | X (indirectly) | X |
| Non-Temporal Stores | ✓ | Can we shred without writing? | | X | ✓ |
| DMA-Support Non- Temporal Bulk Zeroing [Jiang, PACT09] | ~ | | | X | ✓ |
| RowClone (DRAM specific) [Shehadri, MICRO 2013] | ✓ | \checkmark | ✓ | X | ✓ |

Threat Model


+ Physical access to the memory.

+ Snoop memory bus.



Encryption/Decryption Process


+ Encryption/Decryption: CTR-mode.



- + The IV must change every time you encrypt new data.
- + Key insight: IV used for encryption = IV used for decryption.


Initialization Vectors

+ We use Split-Counter Scheme [C. Yan, ISCA 2006] :



Typical Shredding

Non-temporal Bulk Shredding



Our Proposal: Silent Shredder


+ Key idea: instead of zeroing shredded page, make it unintelligible

- + By changing the key or IV prior to decryption
- + Design options:
 - + Have a key for every process
 - Impractical: the memory controller needs to know process ID.
 - Shared data requires same key.
 - + Increment all minor counters of a page
 - Increases re-encryption frequency: minor counters will overflow faster.
 - + Increment the major counter


Software Compatibility

- To achieve software compatibility, would like to have zero cache lines for new/shredded pages.
- + Shredding: Increment major counter and zero all minor counters.
- + Zero-filled cache lines are returned for zeroed minor counters.
- + When minor counter overflows, it starts from 1.

Design



Design



Evaluation Methodology


- + To evaluate our design, we use **Gem5** to run a **modified kernel**.
 - + Added shred command to execute inside kernel's **clear_page** function.
- + **Baseline** uses non-temporal stores bulk zeroing.
- + We use multi-programmed workloads from SPEC 2006 and PowerGraph suites.
- Warm up 1B then run 500M instructions on each core (~4B overall) from initialization and graph construction phases.
- + We assume battery-backed Counter Cache.

Configurations

| | CPU | 8-Cores, X86-64, 2GHz clock | | |
|----------------------|--------------------|--|--|--|
| Processor | L1 Cache | 2 cycles, 64KB size, 8-way, LRU, 64B block size | | |
| | L2 Cache | 8 cycles, 512KB size, 8-way, LRU, 64B block size | | |
| | L3 Cache | Shared, 25 cycles, 8MB size, 8-way, LRU, 64B block size | | |
| | L4 Cache | Shared 35 cycles, 64MB size, 8-way, LRU, 64B block size | | |
| Main Memory (NVM) | Capacity | 16GB | | |
| | # Channels | 2 channels | | |
| | Channel bandwidth | 12.8 GB/s | | |
| | Read/Write latency | 75ns/150ns | | |
| | IV Cache | 10 cycles, 4MB capacity, 8-way associativity, 64B blocks | | |
| Operating System | OS | Gentoo | | |
| | Kernel | 3.4.91 | | |

Characterization

Shredding Rate




Results

Write savings 100.00% Write savings 80.00% 60.00% 40.00% 20.00% 0.00% LESLIE₃D LIBQUANT XALAN GAMESS Average H264 MILC NAMD PERL SJENG ZEUS ASTAR MCF 200 GEMS KCORE LBM BZIP DEAL 8 OMNETPP BWAVES CACTUS GROMACS HMMER PAGERANK SIMPLE_CO POVRAY SPHINIX SOPLEX **Benchmark Read traffic savings** 100.00% savings 80.00% 60.00% 40.00% 20.00% Read 0.00% SOPLEX GAMESS KCORE Average MILC NAMD SJENG SPHINIX ZEUS ASTAR MCF 200 GEMS H264 LBM LESLIE3D **IBQUANTUM** OMNETPP PERL XALAN BZIP CACTUS DEAL 00 GROMACS HMMER PAGERANK IMPLE_COLO BWAVES POVRAY **Benchmark** 20

48.6% write reduction 44.6% (very high shredding)

50.3% read traffic reduction 46.5% (Very high shredding)

Results



3.3x reads speed up2.8x (very high shredding)

6.4% IPC Improvement19.3% (very high shredding)

Other Use Cases

- + Bulk zeroing: Silent Shredder can be used for initializing large areas.
- Large-Scale Data Isolation: Fast data shredding for isolation across VMs or isolated nodes.
- + Fast and efficient virtual disk provisioning when using byteaddressable NVM devices.
- + Garbage collectors in managed programming languages.

Summary


+ We eliminate writes due to data shredding.

- + Our scheme is based on manipulating IV values.
- + Silent Shredder leads to write reduction and performance improvement.
- + Applicable to other cases.

Thanks! Questions

Encryption Assumption

- + Encryption: CTR-mode.
- Same IV should never be reused for encryption.
- OTP generation doesn't need the data.



Security Concerns

- Any IV-based encryption scheme needs to guarantee the following:
 - + Counter Cache Persistency
 - + Counters must be kept persistent either by battery-backed, using write-through cache or using NVM-based counter cache.
 - + IVs' and Data Integrity
 - + IVs and Data must be protected from tampering/replaying.
 - + Authenticated encryption, e.g., Bonsai Merkle Tree, can be used.

Backup slides

Costs of Data Shredding

- + Increasing overall number of main memory writes.
 - + Our experiments showed that up to 42% of main memory writes can result from shredding.

